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THE UNIVERSITY OF UTAH METEOROLOGICAL
x
a	 DATA DIGITIZING SYSTEM
e
I. Introduction
x	 Data from conventional meteorological rocketsondes and radio-
..
r
sondes is transmitted in the form of a train of radio-frequency pulses.
The time period between pulses represents the quantity which is being
transmitted. The resulting pulse repetition rate varies in the range
of 20 pulses/second to 200 pulses/second. Electronic circuits in the
AN/GMD or other receiving system converts the slowly varying audio fre-
quency into a varying voltage level. This voltage level is used to control
the position of a pen and pointer on an AN/TMQ-5 or similar type of paper
strip recorder. At all points in the conventional system, the information
Y
is in analog form, such as a frequency, a voltage level, or a pen position.
The University of Utah Meteorologicai Data Digitizing System
u
takes the pulsed signals in the AN/GMD receiver and converts the infor-
mation (the time interval between pulses) into a digital form. This
digital information is recorded on a magnetic tape. The information
on the magnetic tape then is fed into a digital computer which processes
the information.
The digitizing system records the digital data on a seven-track
i
computer tape in 6--bit bytes plus parity. The data is recorded on the
ftape in 1,542-byte records. The first 6 bytes of each record contains
t
the time of year in days, hours, minutes, seconds, and milliseconds.
t	 The following 1,536 bytes in the record contains the digitized data from
r
is
the ANJGMD. The digitizing system counts the number of microseconds in
the period between two successive data pulses from the AN/GMD. Each
period is counted by a binary counter and presented as an 18-bit word.
Each of these words is broken up into three 6-bit bytes for the tape
recorder. Thus, the 1,536 bytes of data in the record represent 512
data words. A single rocket flight may result in several hundred 1,542-
byte records.
A computer using 36-bit words reads the tape in records of 257
words. The first word (6 bytes of 6 bits each)-is interpreted appropri-
ately as time of year. The remaining words must be "split" into two ..
data words each for processing by the computer.
k
II. The Basic Digitizer Configuration
A general block diagram of the digitizer is given in Fig. 1. The
master sequencer in this diagram is the control unit for the digitizer.
When the digitizer is turned ON and a GO switch on the digitizer is acti-
vated, the master sequencer allows data from the range time unit to be
stored in the multiplexer. These stored range time data are then fed
into the tape recorder. Since the tape recorder writes one 6-bit byte
each step of the tape transport, the 36-bit range time word is recorded
in six tape transport steps. The tape recorder requires about eight
milliseconds to record this range time word.
e he range time i ben recorded the master sequencer be-Whil t
	 	
s bei g
	
gins counting cycles from a lMiz clock and summing this count in the t
data counter or accumulator. These data in the accumulator represent
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the elapsed time from the previous data pulse from the AN/GMD in micro-
seconds. (of course, the one megahertz clock produces one pulse per
microsecond.) When the next data pulse arrives from the AN/GMD, the
master sequencer checks to see if the range time word has been written
on the tape. Usually, this second data pulse occurs before the range
time word has been written. When this situation occurs, the master
sequencer continues to sum the count from the 1 M-iz clock in the accumu-
Zator. The accumulator is a 19-bit register with the 19th bit serving
as an "overflow" indicator. In the absence of a second data vulse. the
accumulator will count up to 218 microseconds or 262.144 milliseconds.
Then an overflow occurs into the 19th bit of the accumulator. This
overflow produces a signal to activate the master sequencer the same as
an additional data pulse. After the range time has been written on the
tape, the next data pulse or accumulator overflow activates the master
sequencer which gates the contents of the accumulator into the "buffer"
and clears the accumulator. This transfer of data to the buffer and
clearing of the accumulator occurs within a one microsecond clock period.
Immediately, the accumulator starts counting the microseconds until the
next data pulse or accumulator overflow. In the meantime, the master
sequencer passes the 18-bit data word from the buffer through the multi-
plexer to the tape recorder in three 6-bit bytes. The digitizer is
activated by the leading edge of the data pulse. Consequently, the data
word is the number of microseconds between the leading edges of the data
pulses.
Successive data words are written as each data pulse is sensed by
the master sequencer. After 512 data words are recorded, the master
4
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sequencer calls for an interreeord gap (IRG). A typical data tape would
appear as shown in Fig. 2.
The master sequencer ignores data pulses which occur while the
tape transport is advancing for an IRG or while the tape recorder is
writing on the tape. Consequently, the first data word of every record
is large and corresponds to the total time accumulated over the preced-
ing IRG and writing of the range time word.
The maximum tape recorder speed is 750 steps/s. Since three steps
are required for each data word, the maximum data frequency is limited to
250 Hz. The 18-bit accumulator capacity limits data words to a maximum
of about 0.26 seconds. Nevertheless, there is no lower limit to recorder
data frequency because data words longer than 0.26 seconds will cause an
accumulator overflow.' The accumulator overfZow words are recorded as
zeros, and are subsequently recognized by the computer as 0.262144 seconds
• and are summed with neighboring data zeros (if any exist) to the next
nonzero data word. Thus periods much longer than 0.26 seconds can be
measured by the system.
In sufficiently dense data, the occurrence of occasional lost
pulses (dropout), or even successive sets of two, three, etc., lost pulses,
are: recognizable in the computer by their appearance as submultiples of
the data frequency.
After the recorder has stored a record of 512 data words, the
sequencer executes the IRG, and the entire sequence is repeated beginning
with the range time word as the first word of the next record.
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Fig. .2. Longitudinal order of data written on tape. For lateral
.order of bits, parity, and further details of writing and
format, see Operating and Service Manual, Incremented
Write Tape Transport Model No. 1507, Serial No. 305300,
perlpheral.Equipment Corporation, 9600 Irondale Avenue,
hat^war_th,.California 91311; phone (213) 882-0030.
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Decade Notation Binary Notation
PO 0-	 0 0
_P1 0	 0 1
P2 0	 1 0
P3 0	 1 1
P4 1	 0 0
P5 1	 0 1
P6 1	 1 0-
P7 1	 1 1
III. Details of the Digitizer Operation
A Functional Block Diagram of the digitizer is given in Fig. 3.
This diagram, which is much more detailed than that given in Fig. 1,
will be useful as the detailed operation of the digitizer is considered.
However, note that some of the OR gates in Fig. 3 are intended to repre-
sent a function and may not correspond to a single given hardware compo-
nent. While the different components are interconnected and the operation
r
	 of one unit is not independent of the operation of other units, we will
t
	 try to consider each block of Fig. 1 separately for ease of understanding.
A. The Master Sequencer
The master sequencer is the basic control unit of the digitizer.
This master sequencer is a state type of counter with eight different
states. The digitizer proceeds through these eight steps to complete its
task of operation. The eight states of this counter are denoted as shown
in Table 1. The state diagram of this master sequencer is given in Fig. 4.
Table 1. State designation of the master sequencer.
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When the power switch is turned ON, the master sequencer is reset
to the 0 0 0 or P O state. The sequencer remains in this "start" state
until the GO switch on the front panel is activated. When the GO switch
is activated and the tape transport is enabled, the master sequencer
switches to the 0 0 1 or P 1 state. The P  state is an idle state and
transfers the master sequencer to the 0 1 0 or P 2 state. The P2 state
is the gap state. In this state, several things happen simultaneously:
1. Range time is transferred into the range time buffer.
2. A signal is sent to the tape recorder-to start the tape trans-
port and produce an interreeord gap (IRG).
3. The IRG counter is reset to zero.
4. The accumulator starts to count one microsecond intervals.
The master sequencer is held in state P 2 until the IRG is completed.
When the IRG is complete, the master sequencer shifts to the 0 1 1 or
P3 state. The P 3 state is an idle state (sometimes referred to as a
handshaking state since it is merely an intermediate state between states
P2 and P4). The accumulator continues the data count while the master
sequencer is in state P 3 as well as all subsequent states.-
The master sequencer shifts from state P 3 to state 1 0 0 or P4.
In the P4 state, the range time which was shifted into the range time
buffer in state P 2) is written on the tape in six 6-bit bytes. This
writing sequence requires a subsequeneer which will be discussed in more
detail under the heading of Write CycZe Counter. When the range time
has been written on the tape, a resume signal is generated and the master
sequencer shifts from state P 4 to state 1 0 1 or P5.
10
State P 5 is the first state of the write-data loop of the master
sequencer. The master sequencer remains in this state until the writing
subsequencer is reset. When the next data pulse (or accumulator over-
flow) occurs, the data in the aceurulator are transferred to the data
store register and the master sequencer shifts to state 1 1 0 or P6.
State P6 is an idle state and shifts to state 1 1 1 or P 7 . State P 7 is
the write-data state and the data in the data store register are trans-
ferred to the tape recorder. In addition, the interrecord counter is
advanced one count to indicate one data word has been recorded. When
the write-data sequence in the subsequencer is complete, the master
sequencer shifts back to state P 5 and prepares for the next data word.
The master sequencer remains in the P 5 , P6 , and P 7 loop until 512 data
words have been recorded.
When the inter:-ecord counter has reached 512, the master sequen-
cer shifts from state P 7 (upon completion of the write cycle) back to
state P 2 . A new interreeord gap is produced and the IRG counter is re-
set. The master sequencer then continues on through the sequence again.
Notice that the master sequencer enters the P O and, consequently,
the P1 state only when the power is first turned ON. There is no other
command to enter these first two states. The master sequencer only en-
ters the P 2 state when an IRG is required. The master sequencer actu-
ally spends most of its time in the P 5 , P 6 , and P 7 loop writing data on
the tape.
The actual hardware arrangement is shown in plate 1 and plate 5.
The integrated circuit (IC) No. 6 is the actual master sequencer counter.
r i
t^s	 ^+
f
P	 6
Then, IC No. 7 is used to decode the binary output of IC No. 6. A volt-
age signal appears on a specific terminal of IC No. 7 for a specific
state of IC No. 6. Table 2 indicates the relationship between the coun-
ter (IC No. 6) and the decoder (IC No. 7).
Table 2. Decoder signal output.
State State of IC No.	 6
Terminal of IC No. 7
Where Signal Appears
P O 0 0 0 0 1
P1 0 0 0 1 2
P2 0 0 l 0 3
P3 0 0 1 1 s
0 1 0 0 5h4
P5 0 1 0 1 6
P6 0 1 l ..0 7
P 7 0 1 1 1 9
a
i
Integrated circuits No. 9 through No. 14 are used to shift the
counter to the proper state and also to act as gating to the other sec-
tions. This gating action enables the hardware to carry out the opera-
tions of that particular state.
l
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B. Write-Cycle Counter
The actual write cycle is initiates by the master sequencer but
is controlled by a subsequencer or write-cycle counter. This write
counter is composed of two J-K flip-flops (I.C. No. 25 on plate 2) and
has four states which can be written 0 0, 0 1, 1 1, and 1 0 in binary
notation. These states are denoted A, B, C, and D, respectively. The
state diagram of this counter is given in Fig. 5.
Initially the counter is set to the 0 0 or A state, which is an
idle state. The counter remains in this idle state until a write-data
pulse or a write-time pulse occurs. Then, the counter shifts to the 0 1
or B state. ,In the transition from the A to the B state, data are trans-
ferred to the data store register and the data counter is reset to zero.
Simultaneously, the write step counter and the interrecord gap counter
are reset. In state B. the data multiplexer control counter is initial-
ized. The counter remains in state B until a transport ready signal is
received from the tape deck. This signal indicates the tape recorder
has finished writing and is ready for the next data byte. When the
transport ready signal is received, the counter shifts to the 1 1 or C
state. The C state is a handshaking state and the counter continues to
the 1 0 or D state. The D state is the write state D_(WS"D") where the
tape deck is given the command to write.
From state D, the counter may return to either state A or state
B. If the subsequencer is writing a range time word, the counter must
go through the-B-C-D loop six times before it shifts back to the A state.
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However, if the subsequencer is writing a data word, the counter will
only go through the B-C-D loop three times before it shifts back to
the idle or A state. In order to shift back to state A, the inter-
record gap counter must be greater than or equal to C2 and the resume
signal must be present.
The write-cycZe counter is activated by the master sequencer in
state P4 to write a range time word and in state P 7 to write a data word.
After completing a write command, the counter returns to the idle A
state to await a new write command.
The actual write-cycZe counter is contained on IC No. 25, which
is a dual J-K flip-flop. The write command is generated in IC No. 7
(the decoded output of the master sequencer) terminal 5 (state P 4 out-
output). This write command proceedsput) or terminal 9 (s ate P7 
through an OR gate (9C) on IC No. 9 (plate 1) to a NAND gate (26C) on
IC No. 26 (plate 2). If the write-step counter is in state A, both Q
l
outputs on the write--cycZe counter are zero and the write command pro-
ceeds through an OR gate (31C) on IC No. 31 to J-K inputs of the "A"
P
flip-flop in the write-eycZe counter. On the next clock pulse, this
counter shifts from state A (0 0) to state B (0 1). In state B, the
outputs QA (terminal 13 of IC 25) = 1 and QB (terminal 9 of IC 25) = 1,
so the AND gate (30A) on IC 30 has two high inputs and produces a signal
t
on the write D line. The write B signal clears the write step and IR
counter (through OR gate 22C) of plate 1 and sets the latches (IC Nos-.- 3,
4, and 5) in preparation for the write "D" command.
With Q  high and QA high, a signal is transmitted through the NAND
gate (26B) on IC No. 26 and through the OR gate (28A) on IC No. 28 to
- 15
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produce a "high" on the J-K inputs of the "B" flip-flop. On the next
clock pulse, the "B" flip-flop changes state and the counter shifts to
the C state (1 1). We now have QA and QB both high. The "A" flip-flop
is activated through the NAND gate (28B) on IC No. 28 and the OR gate
(31C) on IC No. 31 to produce a "high" signal on the J-K inputs of the
"A" flip-flop. When the next clock pulse appears, flip-flop "A" changes
state and the counter is now in the D state (1 0). Notice that state
1 1 only existed to transfer the counter from state B to state D and is
simply a handshaking state.
When the counter is in state D, the write "D" line is activated
through gate 30B on IC No. 30 and inverter 29D. This write "D" line is
connected to terminal 2 of a three-input AND gate (22A) on IC No. 22
(plate 1). One of the other inputs to_this AND gate comes from the C0
4 latch which passes the digitized data 8 microseconds after initiation
in order to insure stability of the information. The third input to the
AND gate comes from the C1 latch. This C 1 latch has a delay of 64 micro-
seconds, which allows the tape recorder to settle down before writing
the information on tape. When all three of these inputs are at a logical
F,
one level, the write step command is initiated.
The write D command is also applied to gate 20A of IC No. 20
(plate 1) terminal 2. The output of this OR gate is connected to terminals
7 and 10 of IC Nos. 3, 4, and 5, which enables these three counters of
the write step and interrecord counter to begin their evaluation of the
incoming data,
16
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C. The Hold.Function for the Master Sequencer
A hold command is generated to hold the master sequencer in some
specific states until certain conditions are met. In plate 1, the hold
signal is applied to terminal No. 7 on the master sequencer counter on
IC No. 6. This hold signal is generated by the NAND gate (9D) on IC
No. 9 which is also shown on plate .1. Three states can produce the hold
function. These are states PO (the idle state), P 2 (the gap state), and
P5
 (the data loop state). The OR gate (10A) of IC No. 10 feeds these
signals into the NAND gate (9D) on IC No. 9. In state POP the GO switch
allows the counter to proceed. .In state P 2 , the GIP (gap-in-process)
signal does not release the master sequencer from the hold condition
until the gapping between records is complete. In state P s , the IRGCT
> RS signal becomes important. This signal originates in the data
counter * (plate 2) IC No. 37 terminal 13. The•IRGCT > RS signal ind
when the 256 data words have been recorded and resets the master se
quencer to state P 2 through the NAND gate (13B) on IC No. 13, the 0
(24D) on IC No. 24, and the inverter (23B) on IC No. 23. This sign
also clears the trite step and interrecord counter.
D. The Multiplexer Control Counter
The data multiplexer control counter allows the proper data
to be transferred to the tape recorder. The state diagram of this
multiplexer control counter is given in Fig. 6. The corresponding
truth table for this multiplexer is given in Table 3. The multiple
output signals are denoted as MA, MB, MC, and MD. Table 3 indicate
- 17
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State MD MC MB MA P5 P4 P3 P2 p PO
0 0 0 0 0 D17 D16 D15 D14 D13 D12
1 0 0 0 1 D11 D10 D9 D8 D7 D6
2 0 0 1 0 D5 D4 D3 D2 D1 DO
3 0 0 1 1 T19 -T18 T2.7 T16 T15 T14
4 0 1 0 0 T13 T12 T11 T10 T9 T8
5 0 1 0 1 T7 T6 TS T4 T3 T2
6 0 1 1 0 Tl TO M9 M8 M7 M6
7 0 1 1 1 M5 M4 M3 M2 Ml M0
8 1 0 0 0 0 0 0 0 0 0
t1	 k
t
68 on plate 3) whenever an update time signal is received. The data
stored in the time storage buffers are transferred to the tape recorder
as the multiplexer proceeds from state 3 to state 8.
-In terms of the actual hardware, the multiplexer control counter
is IC No. 38 on plate 2. The signals MA, MB, MC, and MUXEN are connected
to the multiplexer chips on plate 3 to activate the proper storage
registers also given on plate 3.
When the master sequencer reaches state P , the decoder (plated)2
issues a GAP command to terminal 9 of IC No. 38 (plate 2). This signal
(on terminal 9) sets the counter to state 2. The count proceeds through
r
states 3, 4, 5, 6, and 7 to state 8. In the process, the time word is
written on the tape.
If a cZear write command is issued (through gate 24B and inverter
33F) to terminal 1 of IC No. 38, the counter is reset to state 0. Then
the count proceeds through states 1 and 2. Then, the output signals from
the multiplexer counter are passed back through gates No. 34B, 30D, 39A,
I
and 29B to reset the counter to state 0. This sequence of commands writes
one data word on the tape. The command signal from the inverter 29B on
IC No. 29 has been named resume and is used in the block diagrams and
the plates.
Transfer of data is initiated in the write-cycle sequencer as a
DATA TRANSFER from NAND gate 31A. This DATA TRANSFER signal is produced
by a 0 0 output level from the dual J-K flip-flops of IC No. 25 (plate 2)
and a high voltage level from the write command by either a P 4 or P7
state in the master sequencer (plate 1). A write reset signal from the
master sequencer '(plate 1) in state P 5 resets the multiplexer to state 0'
- 20 -
so it is ready to write a new data word.
E. The Data Counter
V
The data counter is composed of IC Nos. 44, 45, 46, 47, and 48
on plate 2. The transfer data signal from the write-;ycZe sequencer
is applied to these IC's through terminal 9. This signal resets these
counters so they can begin counting the number of microseconds between
data words. The data from these counters are denoted as CO to C17. The
data count signal is applied to pins 7 and 10 of the data counters and
enables the counters to count. This signal is continually present during
and after the gap state (or state P2). This data count signal is devel-
oped by gate No. 30C of IC No. 30 (plate 1). Gate 30C is an AND gate
and only produces an output when both inputs are a logical one. Thus,
all states except PO and P1
 will produce a data count signal.
The outputs of the data counter are connected to the 8 input NAND
gates of IC Nos. 40 and 42. These signals are then applied to gates
Nos. 39C and 28C. When all 18 data counter outputs are at a logical 1
level, the counter will have a count of 2 18 . At this count, a pulse will
i
be sent into the shaped data section of plate 1. If the master sequencer
is in state P 5 , a data transfer puZse will be generated. The data trans-
fer puZse then clears the data counter by a high pulse to terminals 1 of
IC Nos. 44, 45, 46, 47, and 48. The register has now "dumped" its data
and is ready to accept a new data count.
F. The Pulse Synchronizer
The AN/GMD system has a range time code generator which produces
21 -
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a 1 kHz square wave. Since the digitizer must interact with this range
time code generator in order to read range time, a means of synchroniz-
ing the two clock signals must be provided. The pulse synchronizer on
plate 1 provides this needed synchronizing action.
The 1 kHz signal from the range time code generator is applied
to the base of a 2N3904 transistor (plate 1). The output signal from
this transistor is passed through a,2-input NAND gate (18B) in IC No. 18,
i	 which acts as an inverter to compensate for the inversion produced by
the 2N3904 transistor. The 1 kHz signal is then applied to terminal 6
j	 of IC No. 2 (plate l) which is a 4-bit counter.
I The state diagram of the pulse synchronizer is given in Fig. 7.
I	 The 1 kHz signal from the range time code generator is a pulse signal.
I'
When this 1 kHz signal is high, all the lines with a "1" by them will
I
be high. When the 1 kHz signal is low, all the lines with an "0" by
them will be high. If the counter is starting in state 0 0 0 and the
1 kHz signal is low, the AND gate keeps command in state 0 0 0. When
j.
command is in state 0 0 0 and the 1 kHz signal is high, command is
transferred to state 1 0 0. In order for command to be transferred to
i' state 1 0 0, both the pulse from the range time code generator and the
clock pulse from the digitizer must occur at or very near the same time.
j Therefore, if the two pulses are in synchronism, a pulse in synch. sig-
nal will be generated and passed through the OR gate in Fig. 7. This
pulse in synch. signal is passed through gate Nos. 15A, 8A, and 23D to
G'
i gate No. 16A to produce a CLEAR MS CT signal.
The action of the counter can be visualized by assuming we are
- 22 -
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in state 0 0 0 and the local clock pulse and the external 1 kHz pulse
occur simultaneously. A pulse in synch. signal is generated and the
counter shifts to state 1 0 0. On the next pulse, the counter shifts
to state 1 1 0. The next pulse shifts the counter to state-1 1 1.
The counter then remains in state 1 1 1 and produces a pulse in synch.
output whenever the pulses occur.
All other states in Fig. 7 are only subordinate states which
continually attempt to get the coaunand back to state 0 0 0 if the sig-
nals are not synchronized and into state 1 1 1 if the signals are
synchronized.
IV. Definition of Terms Used
Master Sequencer --'The master sequencer is the section of the digi-
tizer which acts as the "brain" of the system. The master
sequencer issues enabling commands to the digitizer that
initiates functions to be performed. Figure 4 shows a state
diagram of the decoder of the master sequencer.
WCT > CZ -- Word counter greater or equal to the count C2. This
command finally indicates to the master sequencer that an
incoming frequency pulse has be,,n rejected by the write step
and interrecord counter because its frequency is too low.
T.R.	 Tran Ready -- Transport Ready	 Transport ready is a signal
from the tape recorder indicating that the tape recorder is
not doing a functional operation and is available to receive a
command from the digitizer.
24
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T.R. Synch. -- Transport Ready Synchronous -- This signal indicates
the transport ready has been synchronized to the 1 MHz clock
of the digitizer.
GIP -- Gap in Fzogress -- A signal from the tape recorder signaling
the digitizer that the tape recorder is gapping between
records, thus disabling the writing capabilities of the
digitizer.
GIP Synch. -- Gap in Progress Synchronizer -- This signal indicates
the GIP signal is synchronized to the 1 MHz clock.
Write Reset -- A signal from the master sequencer in the idle state
or data loop of Fig. 4, which clears the write cycle sequencer
and data multiplexer control counter on plate 2. This signal
merely readies the digitizer for another data word.
GAP-GAP NOT -- GAP is a control signal from the master sequencer
clearing the data word counter, because a new record is start-
ing, and this section keeps an .accounting of the number of
words/record and loads the data multiplexer control counter.
Note that this control counter will start a count according to
the coding of the inputs. From plate 2, channels A and B
will have a logical 1 and C and D have a zero, or 1 1 0 0 which
in binary is the number three. In Fig. 6, note that the number
three appears in the first block of the write time section.
Thus, we observe a direct correlation between the state dia-
grams and the hardware.
25 -
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Data Count -- Each pulse of the 1 MHz clock that is contained in each
data word is a data count. This count occurs during states 3
b	
to 8 of the master sequencer. In states 1 and 2 there is no
data count.
IRGCT > RS -- Ir •errecord gap greater or equal to record size. A com-
mand from the data word counter indicating that the digitizer
has written the required 256 words in the current record. This
command will ultimately clear the master sequencer and decoder
in order to prepare for a new record.
WRITE DATA -- A command signal from the master sequencer and decoder
to the master sequencer section of plate l to indicate data are
being written. The master sequencer is inhibited until the
writing has been completed.
WRITE TIME -- A command signal from the master sequencer and decoder
to the master sequencer to indicate time is being written.
The master sequencer is inhibited from changing until the time
has been written on tape.
Write -- Initiates in states 4 or 7 of the master sequencer on plate 1
C
and is transferred to the write-cycle sequencer. The signal
triggers the dual J-K flip-flop in the write-cycle sequencer on
the "B" side, changing its output to its complement. Then,
depending on the condition of IC Nos. 26 and 31, to which the
t
write command goes, a write "B" or write "D" will be issued.
CLR DATA -- The clear data signal is produced by gate 27B when the write
{
cycle is in state D and shifts the write cycle counter back to
stab A. This signal indicates the write cycle has been completed.
-26-
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Write "B" -- Write B is a pulse initiated by the output of the dual
J'-K flip-flop of the write-cycle sequencer.
	 It is the command
pulse that clears and readies the write step and IR counter in
order to prepare to write some type of data on the tape.
	 It
also sets the WCT > C1 and CO latches to 0.
WCT > C1 -- Word Count > Count C1 is the pulse checker section which
checks duty cycle and pulse duration.
	 The WCT > Cl section
rejects any
	
input	 signal falling outside the following limits.
8 Hz > f > 300 Hz.
	 Count Cl is the 300 Hz control signal and
count C2 is the 8 Hz control signal.
Write Step and IR Counter -- The write step and IR counter is shown on'*`
plate 1 and is the section of the digitizer which checks the
quality of the incoming data word. 	 There is a high and low
i frequency limit and duty cycle checker.
MSCT Hold -- Millisecond Counter Hold -- This signal is used in order
to ready the digitizer to write time data on the tape recorder.
t,
In effect the time is frozen in the storage time buffer until
it has been transferred to tape.
UPDATE TIME -- The inverted logical signal of update time also called
update time not -- This signal commands the time storage buffer
shown on plate 3 to load the time input information.
CLR MS CT -- Clear Millisecond Counter Not -- This command clears the
3
millisecond counter shown on plate 3 on every second on the out
put of the pulse synchronizer (see pin 3 on IC No. 16, plate 1).
1
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Pulse Synchronizer -- The pulse synchronizer is a section of the
digitizer which takes the 1 kHz pulse from the ground range
i
time unit and synchronizes this signal and the 1 MHz oscillator
of the digitizer.
	
j
Shape Data -- a latch and synchronizing section following the raw in-
put section which sharpens up each data pulse.
Resume -- A signal in the data multiplexer control counter of plate 2
which couples the state of the multiplexer's output to the
write cycle sequencers gate logic. If the multiplexer while
counting goes to a complete count, i.e., 1 1 1 1, and the record
size is still not exceeded, resume allows the multiplexer to
clear and resume its operation of gating data or time onto the
tape 'recorder.
MUX EN -- Multiplexer enable is one of four command lines from the data
multiplexer control counter to the multiplexer, which allows the
	 C
selected inputs of the multiplexer to be written on tape. (MA, 	
r
MB, and MC are the other three control lines.)
Data Multiplexer Control Counter -- This is the logic element which
	 Y
allows either time or data information to be written on tape.
The type of command to the clear and load input will determine
whether the data multiplexer begins counting at 0 or 3. If
beginning at 3, time will be written; if beginning at C, data
will be written, as shown by the write counter of Fig. 6.
Write "D" -- is the command to write.
i
i
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Count CO -- Count CO is the pulse checker on incoming frequency data.
This signal has an 8 p second delay after the beginning of the
data pulse in order to insure stability of the digital data.
4
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IV. Appendix
I IC's on the Digitizer
T V16.3
1-6: ittY-7-3.39 = 4-bit counters.
7: 7442 - 4-line-to-10-line decoders (1-of-10).
8: 7410 = triple 3-input positive NAND gates.
i	 9: 7400 = quadruple 2-input positive NAND gates.
10: 7410 = triple 3-input positive NAND gates.
11: 7430 = 8-input positive NAND gates.
12: 7420 = dual 4-input positive NiM gates.
13: 7410 = triple 3-input positive NAND gates.
14: 7404 = hex inverters.
15: 7427 = triple 3-input positive NOR gates.
16: 7432 - quadruple 2-input positive NOR gates.
17: 7473 = dual J-K flip-flops with clear.
18-20: 7400 = quadruple 2-input positive NAND gates.
21: 7402 - quadruple 2-input positive NOR gates.
22: 7427 = triple 3-input positive NOR gates.
23: 7404 = hex inverters.
24: 7400 = quadruple 2-input positive NAND gates.
25: 7473 = dual J-K flip-flops with clear.
26: 7410 = triple 3-input positive NAND gates.
2'7: 7420 = dual 4 7input positive NAND gates.
28: 7400 = 8-input positive NAND gates.
29: 7404 hex inverters.i
30: 7408 = quadruple 2-input positive AND gates.
31: 7410 = • triple 3-input positive NAND gates.
32: Blank
33: 7404 = hex inverters.
34: 7413 = dual 4-input positive NAND schmitt triggers.
35-38: RAY-7339 = 4-bit counters.
39: 7427 = triple 3-input positive NOR gates.
40: 7430 = 8-input positive NAND gates.
41: Blank
42: 7430 = same as number 40.
r	 43: Blank
j	 44-56: 74163 = 4:41
	
,Eounter.
57-62: FAIRCHILD .4 - the multiplexer.
63: 74174 = hex/quadruple d-type flip-flops with clear.
64-68: 74163 = 4 A^ ?'
-- 
.counter,
69-78: FAIRCHILDWG^ = level translator.
79: 7412 = triple 3-input positive NAND gates._
-30-
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The original University of Utah precision meteorological data
digitizer unit was designed, constructed, and applied to rocket meteor-
ological sensor research purposes at the University of Utah by Thomas
L. Bates in 1959. The time word provision was added by Joseph D. Terry,
Jr. With minor modification, the unit continues to serve the University
research project, both in direct-digitizing in the field and in post-
flight digitizing in the laboratory of direct-recorded flight data. A
second unit constructed by the University for operational use at Wallops
Flight Center proved unreliable under continuous field conditions. The
present Wallops unit was completely redesigned by R. M. Garn in early
1974, according to this document, for use in rocket soundings for which
precision and complete recording of the data are required for research
or other special purposes. Acknowledgment is due Russell L. Smith and
Gus H. Liapis whose assistance in construction and documentation, re-
spectively, contributed significantly.
It is noted that the digitizer described herein provides for con-
venient interfacing for real-time data monitoring.
